



ART UNIT  $\stackrel{\frown}{\sim}$ 

## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Docket No.

30/DBP/B600

## SUBSTITUTION OF ATTORNEY WITH CHANGE OF ADDRESS FOR CORRESPONDENCE BY ASSIGNEE

RECEIVED

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

OCT 0 3 2003

**Technology** Center 2600

Commissioner:

Broadcom Corporation, assignee of the entire interest in and to each U.S. patent application, identified on Exhibit A attached, under an Assignment recorded in the U.S. Patent and Trademark Office, hereby revokes all previous Powers of Attorney and appoints:

Richard J. Ward, Jr. (2. LeRoy T. Rahn (2. Walter G. Maxwell (2. William P. Christie (2. David A. Dillard (3. Thomas J. Daly (3. Vincent G. Gioia (1. Edward R. Schwartz John D. Carpenter (3. Wesley W. Monroe (3. David A. Plumley (3. Gregory S. Lampert (3. Mark Garscia (3.)	0,958) Harold E. Wurst 4,187) Robert A. Green 0,356) Richard A. Wallen 5,355) Michael J. MacDermott 9,371) Anne Wang 0,831) Constantine Marantidis 2,213) Daniel R. Kimbell 9,959) Daniel M. Cavanagh 1,135) Gary J. Nelson 4,133) Kathleen M. Olster 9,778) Josephine E. Chang 7,208) Joel A. Kauth Patrick Y. Ikehara 1,953) Raymond R. Tabandeh 1,057) Cynthia A. Bonner	(28,301) (22,671) (29,946) (36,045) (39,759) (34,849) (41,661) (44,257) (42,052) (46,083) (41,886) (42,681) (43,945)	Jun-Young E. Jeon Peter A. Nichols Stephen D. Burbach Mark J. Marcelli David J. Steele John W. Peck Tom H. Dao Frank L. Cire Rodney V. Warfford R. W. Johnston Hayden A. Carney Russell R. Palmer, Jr. Richard D. Seibel Richard J. Paciulan Richard A. Clegg	(43,693) (47,822) (40,285) (36,593) (47,317) (44,284) (44,641) (42,419) (51,304) (17,968) (22,653) (22,994) (22,134) (28,248) (33,485)
---	---	--	---	--

all members or associates of or of counsel to the firm CHRISTIE, PARKER & HALE, LLP, telephone (626) 795-9900, as principal attorneys with power to appoint associate attorneys, to prosecute this application and any subsequent application based on the disclosure of this application, and to transact all business in the Patent and Trademark Office connected with this application and any subsequent application.

I hereby certify that this correspondence is being deposited with the U.S. Postal Service as first class mail in an envelope addressed to: Commissioner for Patents. P.O. Box 1450, Alexandria, VA 22313-

(Date of Deposit

-1-

12

The authority under this Power of Attorney of each person named above shall automatically terminate and be revoked upon such person ceasing to be a member or associate of or of counsel to that law firm.

Please address all correspondence to CHRISTIE, PARKER & HALE, LLP, P.O. Box 7068, Pasadena, California 91109-7068. Customer Number: 23363

By\_

**Broadcom Corporation** 

Date: September 12,2003

Print Name: Dee Henderson

Title: Intellectual Property Portfolio

Manager

DBP/djp

DJP PAS524724.1-\*-09/5/03 9:47 AM



## **RECEIVED**

CPH/BP NO. 1 P EAmplication No.

Filing Date

Title

OCT 0 3 2003

Technology Center 2600

<u> </u>	<u>Ē</u> /		lecinology of	
/BP164	09/614,308	7/12/2000	Fast Acquisition Phase Locked	
<u> </u>			Loop Using a Current DAC	
50944/BP1647	09/540,243/	3/31/2000/	GM Cell Based Control Loops	
	6,526,113	2/25/03		
/BP1648	09/632,665	8/7/2000	CMOS Lock Detect With	
			Double Protection	
50955/BP1649	09/632,666	8/7/2000	Built-In Shelf Test for Multi-	
			Channel Transceivers without	
			Data Alignment	
/BP1651	09/615,033/	7/12/2000/	Stable Phase Locked Loop	
	6,389,092	5/14/2002	Having Separated Pole	
/BP1651CON	10/095,556/	3/11/2002/	Stable Phase Locked Loop	
	<b>6,549,599</b>	4/15/2003	Having Separated Pole	
50952/BP1653	09/792,684/	2/24/01/	Method and Circuitry for	
	6,566,971	5/20/2003	Implementing a Differentially	
			Tuned Varactor-Inductor	
			Oscillator	
50953/BP1653CON	10/407,909	4/2/2003	Method and Circuitry for	
			Implementing a Differentially	
			Tuned Varactor-Inductor	
			Oscillator	
/BP1654	09/782,687	2/12/2001	Linear Half-Rate Phase	
	00//02,00.	212/2001	Detector and Clock and Data	
			Recovery Circuit	
/BP1655	09/784,419	2/15/2001	Linear Full-Rate Phase	
,22 2000	00,701,110	2 10/2001	Detector and Clock and Data	
	]		Recovery Circuit	
50947/BP1656	09/772,781/	1/29/2001/	Overflow Detector for FIFO	
00010011000	6,396,894	5/28/2002	Overnow Detector for PIPO	
50948/BP1656CON1	10/104,870/	3/21/2002/	Overflow Detector for FIFO	
00940/DI 1000COM1	6,519,311	2/11/2003	Overnow Detector for FIFO	
/BP1657	09/788,220/	2/16/2001/	Method and Circuitry for	
/DI 1007	6,396,360	5/28/2002	Implementing an Inductor-	
	0,050,000	3/20/2002	Capacitor Phase Interpolated	
٠.			Voltage-Controlled Oscillator	
/BP1658	09/650,275	8/29/2000		
/DF1000	09/650,275	8/29/2000	Seal Ring for Integrated	
(DD1660	00/010 626	7/21/0001	Circuits	
/BP1660	09/919,636	7/31/2001	Fully Differential CMOS	
/DD1015	00/960 094	E/10/0001	Phase-Locked Loop	
/BP1815	<b>09</b> /860, <b>284</b>	5/18/2001	Varactor Based Differential VO	
F00F8/DD+0+0	10/007 007	10/00/0001	Band Switching	
50957/BP1818	10/037,897	10/22/2001	Methods and Circuitry for	
			Reducing Intermodulation in	
	1		Integrated Transceivers	

/BP1851	09/927,705	8/10/2001	Line Loop Back for Very High
F00F0 777	4000-		Speed Application
50950/BP1883DIV	10/267,054	10/7/2002	Low Voltage Differential to
/BP1885	09/910,436	7/10/0001	Single-Ended Converter
7DL 1000	09/910,436	7/19/2001	Synchronous Data Serialization Circuit
/BP1885CON	10/431,103	5/6/2003	Synchronous Data Serialization Circuit
50958/BP1884	09/955,693	9/18/2001	Linear Phase Detector for High Speed Clock data Recovery
50945/BP2015	09/969,837	10/1/2001	High-Speed Peak Amplitude Comparator
/BP2137	10/159,788	5/30/2002	Method and Apparatus for High
·	20,100,100	0.00.2002	
50956/BP2138	10/092,166	3/4/2002	Speed Signal Recovery
00000D1 2100	10/092,100	3/4/2002	High Frequency Statistical Loss
50964/BP2144	10/241,140	04.04000	of Signal Detector
00304DF2144	10/241,140	9/10/2002	Phase Lock Loop with Cycle
50963/BP2233	10/0/0 000	04604000	Drop and Add Circuitry
	10/243,086	9/12/2002	Delay Generator
50959/BP2233.1	10/243,281	9/12/2002	Symmetric Differential Logic Circuits
50960/BP2360	10/293,163	11/12/2002	Phase Detector for Extended
			Linear Response and High-
			Speed Data Regeneration
50961/BP2361	10/293,624	11/12/2002	Phase Detector with Delay
,			Elements for Optimum Data
		1	Regneration
50962/BP2385	10/335,190	12/30/2002	CDR Lock Detector with
	10,000,100	1200/2002	Hysteresis
50896/BP2454	09/747,392	12/22/2000	Methods of Recording Voice
00000012101	00/11/002	12/22/2000	
/BP2445	09/640,963	8/16/2000	Signals in a Mobile Set
/DI 2710	05/040,505	0/10/2000	Code Puncturing Method and
/BP2446	00/000 000	0/0/0000	Apparatus
/DF2440	09/636,000	8/9/2000	Maximum Likelihood Sequence
		ŀ	Estimator which Computes
(DD0 / / 0	10000 100	050/5-5-5	Branch Metrics in Real Time
/BP2448	10/228,165	8/26/2002	Frequency Offset Correction Circuit for WCDMA
/BP2449	10/242,319	9/11/2002	MPSK Equalizer
/BP2450	10/272,507	10/15/2002	Shifted 8PSK Modulator for
	10/2/2,007		EDGE

GDW PAS523115.1-\*-09/5/03 9:34 AM